

HARDWARE EFFICIENT DCT IMPLEMENTATION FOR PORTABLE MULTIMEDIA TERMINALS USING SUBEXPRESSION SHARING

A.P.Vinod and E.M-K.Lai

School of Computer Engineering, Nanyang Technological University
Nanyang Avenue, Singapore 639798
Email: {asvinod, asmklai}@ntu.edu.sg

ABSTRACT

Low-power and high-speed implementation of discrete cosine transform (DCT) for mobile multimedia terminals presents a hardware design challenge. The cost of DCT implementation is dominated by the complexity of the multiplier. The systolic array and the memory-based designs do not consider the optimization of the multiplications in transform coding. A method to minimize the complexity of multiplication in DCT by efficient sharing of the common subexpressions that occur in the canonic signed digit (CSD) representation of the elements of the DCT matrix is presented here. Design example of a 8×8 DCT using 16 bits shows that our method offers hardware reduction of 38% over conventional method.

1. INTRODUCTION

The discrete cosine transform (DCT) has been widely recognized as the most effective technique among various transform-coding methods for image and video signal compression standards such as JPEG, MPEG, H.261 and H.263 [1]. As these standards find applications on the battery-operated systems such as portable computers, personal digital assistants (PDA) and portable communication equipments, it becomes imperative to design a low-power and high-speed DCT chip. The multiplier is the most power-consuming element in a DCT chip employed for portable multimedia applications. In CMOS technology, there are three sources of power dissipation arising from: switching (dynamic) currents, short-circuit currents, and leakage currents. Among these parameters, the switching component, which is a function of the effective capacitance, plays the most significant role [2]. It is possible to reduce power consumption by employing transformations such as reductions in critical path, number of operations, and average transition activity. These transformations result in architectures that minimize the effective capacitance of the circuit [2]. The critical path and transition activity can be minimized by employing efficient multiplication structures, as shown in the later part of this paper. Once these two parameters are optimized, the most

obvious approach for capacitance reduction is to minimize the number of operations (and hence the number of switching events) in the data control flow graph. In a DCT chip, the number of operations is dominated by the amount of multiplication. Several techniques for efficient multiplication of the input data with the DCT coefficients have been proposed [3-7]. To meet the real-time video processing requirement, DCT implementations often use efficient dedicated hardware units that lead to high-speed but high hardware cost [3]. The multipliers used in the systolic array based designs [4], [5] consume a large silicon area, and hence these designs are not power efficient. The ROM based designs [6], [7] proposed to overcome the drawback of the systolic array designs reduce the complexity of multiplication by employing efficient ROM access operations. However, these designs [3-7] do not consider the optimization of the computationally intensive multiplication of the input data (image) with the DCT matrix, which is crucial in low-power implementations. In this paper, the numerical property of the elements of the DCT matrix is exploited to reduce the hardware cost. A method to implement low-complexity DCT using common subexpression sharing technique [8] is presented here.

The paper is organized as follows. In section 2, we analyze the complexity of multiplication in the DCT. The common subexpression sharing method is discussed in section 3. In section 4, we illustrate the implementation of DCT with design examples. Section 5 provides our conclusions.

2. MULTIPLIER COMPLEXITY IN DCT

The $N \times N$ DCT matrix $C = c(k, n)$ is defined as [1]:

$$c(k, n) = \begin{cases} \frac{1}{\sqrt{N}} & \text{for } k = 0 \text{ and } 0 \leq n \leq N-1 \\ \sqrt{\frac{2}{N}} \cos\left(\frac{\pi(2n+1)k}{2N}\right) & \text{for } 1 \leq k \leq N-1 \text{ and } 0 \leq n \leq N-1 \end{cases} \quad (1)$$

Using matrix notation, the DCT coefficients (Y) is obtained from $Y = CU$:

$$Y = \begin{bmatrix} c_{11} & c_{12} & c_{13} & \dots & c_{1N} \\ c_{21} & c_{22} & c_{23} & \dots & c_{2N} \\ \dots & \dots & \dots & \dots & \dots \\ c_{N1} & c_{N2} & \dots & \dots & c_{NN} \end{bmatrix} \begin{bmatrix} u_1 \\ u_2 \\ \dots \\ u_N \end{bmatrix} = \begin{bmatrix} y_1 \\ y_2 \\ \dots \\ y_N \end{bmatrix} \quad (2)$$

where u_i is the input data matrix and c_{ij} represent the elements of the DCT matrix. In digital systems, multiplication of a variable (image data, u_i) with a constant (DCT matrix elements, c_{ij}) is implemented using *shifts* and *adds* by representing the constant in CSD.

Definition 1 (Canonic Signed Digit, CSD): The number $b_{N-1}b_{N-2}\dots b_0$ is said to be in CSD representation if no two nonzero digits are consecutive and the number of nonzero digits is minimal, where $b_i \in \{0, +1, -1\}$.

In the case of a DCT chip for a specific application, the transform length (N) is fixed and hence the elements of the DCT matrix (C) are constants. Therefore, the *shifts* (decided by the CSD representations of the constants) can be hardwired, which is less expensive and hence the adder cost determines the hardware complexity. There are two classes of adders in a DCT structure, which are defined as follows.

Definition 2 (Inter-structure Adders): The adders used for computing the sum of the products, $\sum c_{ij}u_i$, to obtain the output matrix (Y) are called inter-structure adders.

It requires N^2 multiplications and $N(N-1)$ additions to compute Y . For example, the first element of Y is computed using

$$y_1 = c_{11}u_1 + c_{12}u_2 + \dots + c_{1N}u_N \quad (3)$$

The adders used to compute (3) are called inter-structural adders. If N is 8, it requires 7 (i.e., $N-1$) adders to obtain y_1 .

Definition 3 (Intra-structure Adders): The adders used for computing the products, $c_{ij}u_i$, are called intra-structure adders. In conventional implementation of multiplication using shifts and adds, if the number of nonzero bits in the CSD representation of c_{ij} is N_b , the number of intra-structure adders, (N_a), required to compute $c_{ij}u_i$ is

$$N_a = N_b - 1 \quad (4)$$

For example, consider the example of the multiplication to obtain the first term of (3), $y_1(1) = c_{11}u_1$. Assume

$$c_{11} = 0.6458 = 0.101001010101 = 2^{-1} + 2^{-3} + 2^{-6} +$$

$2^{-8} + 2^{-10} + 2^{-12}$. The product $y_1(1)$ can be expressed as

$$y_1(1) = u_1 \gg 1 + u_1 \gg 3 + u_1 \gg 6 + u_1 \gg 8 + u_1 \gg 10 + u_1 \gg 12 \quad (5)$$

where u_1 is the data (image) and ‘ \gg ’ represents shift right operation. The adders used to compute (5) are called intra-structure adders. In this case, N_b is 6 and five intra-structure adders are required to obtain $c_{11}u_1$ as in (5).

The objective of the design methods [3-7] is to reduce the number of inter-structure adders in DCT implementation by exploiting the redundancies in the values of c_{ij} . However, the actual cost of implementation is dominated by the cost of multipliers required to compute the products, $c_{ij}u_i$, i.e., intra-structure adders. These works [3-7] do not address the hardware cost of each of these multiplications. We present a comparison of the hardware cost in terms of inter-structure and intra-structure adders required to obtain (3) for $N=8$. For convenience, we assume that an identical number of adders are required to obtain each term ($c_{ij}u_i$) in (3). (The actual adder requirement depends on the number of nonzero bits in the CSD representations of the DCT matrix elements, $C_{12}, C_{13}, \dots, C_{18}$). Thus a total of forty intra-structure adders (considering 8 multiplications, requiring 5 adders per multiplication) are required to compute the products, $c_{11}u_1, c_{12}u_2, \dots, c_{18}u_8$, of (3). Note that this adder requirement is substantially higher than the number of inter-structure adders (i.e., 7 adders) of (3). Therefore, a more apparent goal of reducing the number of operations (for reducing power) is to minimize the number of intra-structure adders. In next section, we show that the constant property of DCT matrix can be exploited to reduce the number of operations (intra-structure additions) for a low-power implementation.

3. COMMON SUBEXPRESSION SHARING

The goal of Hartley’s common subexpression elimination (CSE) [8], which was originally proposed for digital filters, is to identify multiple occurrences of identical bit patterns that are present within each filter coefficient. Since the computation of multiple identical expressions needs to be implemented only once, the resources necessary for these operations can be shared. We reformulate the CSE technique in the context of DCT here. The pattern [1 0 1] in the above-mentioned example of c_{11} is present thrice, which can be expressed as a common subexpression (CS),

the sum of n operands is given by $2^{A_n} \geq n$. From this, we obtain

$$A_n = \left\lceil \frac{\log_{10}(n)}{\log_{10}(2)} \right\rceil \quad (13)$$

The A_n obtained (13) is the lowest number of adder-steps (lower bound) possible to achieve in an addition structure since the tree structure considered in our method performs parallel addition. Therefore, our method always results in a minimum adder-step implementation and hence has the lowest critical path. Moreover, when compared with a chain (serial) implementation, the signal paths are more balanced in a tree implementation and hence the amount of extra transitions is reduced.

	1	2	3	4	5	6	7	8	9	10	11	12
c_{11}	0	1	0	-1	0	-1	0	1	0	1	0	1
c_{21}	0	1	0	0	0	1	0	-1	0	-1	0	-1
c_{31}	0	1	0	0	0	-1	0	-1	0	1	0	-1
c_{41}	0	1	0	-1	0	1	0	1	0	-1	0	0
c_{51}	0	1	0	-1	0	-1	0	1	0	1	0	0
c_{61}	0	0	1	0	1	0	1	0	-1	0	0	-1
c_{71}	0	0	1	0	-1	0	0	1	0	-1	0	0
c_{81}	0	0	0	1	0	-1	0	0	0	1	0	-1

Fig. 1. CS in the CSD form of c_{ij} in (9).

Table II Expressions for computing the products, $c_{ij}.u_i$ of (9)

$c_{11}.u_1$	$u_2 \ggg 2 - u_2 \ggg 6 + u_3 \ggg 10$
$c_{21}.u_1$	$u_1 \ggg 2 + u_2 \ggg 6 - u_3 \ggg 10$
$c_{31}.u_1$	$u_1 \ggg 2 - u_3 \ggg 6 + u_2 \ggg 10$
$c_{41}.u_1$	$u_2 \ggg 2 + u_3 \ggg 6 - u_1 \ggg 10$
$c_{51}.u_1$	$u_2 \ggg 2 - u_2 \ggg 6 + u_1 \ggg 10$
$c_{61}.u_1$	$u_3 \ggg 3 + u_2 \ggg 7 - u_1 \ggg 12$
$c_{71}.u_1$	$u_2 \ggg 3 + u_2 \ggg 8$
$c_{81}.u_1$	$u_2 \ggg 4 + u_2 \ggg 10$




Fig. 2. Tree structure used for addition.

5. CONCLUSIONS

We have proposed an efficient method based on CSE for low-complexity implementation of a DCT chip. The complexity of multiplication in DCT is analyzed. While the conventional low-power implementation methods focus on reducing the number of inter-structure adders, our method is based on minimizing the number of intra-structure adders, which is the most power-consuming component in a DCT chip. Our method results in a multiplication structure that has minimum number of operations, critical path and transition, and hence offers a power efficient solution.

6. REFERENCES

- [1] K. R. Rao and J. J. Hwang, *Techniques and Standards for Image, Video and Audio Coding*. Englewood Cliffs, NJ: Prentice-Hall, 1996.
- [2] A. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R. W. Brodersen, "Optimizing power using transformations," *IEEE Trans. On CAD*, vol. 14, no. 1, pp. 12-31, Jan. 1995.
- [3] P. Pirsch, N. Ranganathan, "VLSI architectures for video compression-A survey," *Proc. IEEE*, vol. 83, pp. 220-246, Feb. 1995.
- [4] L. W. Chang and M. C. Wu, "A unified systolic array for discrete cosine and sine transforms," *IEEE Trans. Signal Processing*, vol. 39, pp. 192-194, Jan. 1991.
- [5] J. I. Guo, C. M. Liu, and C. W. Jen, "A new array architecture for prime length discrete cosine transform," *IEEE Trans. Signal Processing*, vol. 41, no. 1, pp. 436-442, 1993.
- [6] D. Slawewski and W. Li, "DCT/IDCT processor design for high data rate image coding," *IEEE Trans. Circuits Syst. Video Technology*, vol. 2, pp. 135-146, June 1992.
- [7] J. I. Guo, C. M. Liu, and C. W. Jen, "The efficient memory-based VLSI arrays for DFT and DCT," *IEEE Trans. Circuits Syst. II*, vol. 39, no. 10, pp. 723-733, 1992.
- [8] R. I. Hartley, "Subexpression sharing in filters using canonic signed digit multipliers," *IEEE Trans. Circuits Syst. II*, vol. 43, pp. 677-688, Oct. 1996.